dipcore32
Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| dipcore32 [2018/08/29 21:20] – [PCB] antichambre | dipcore32 [2018/09/03 23:44] (current) – removed antichambre | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| - | ====== dipCore32 ====== | ||
| - | **A reduced Core for your MIDIbox App, an STM32F405RG on a DIP40 board size.** | ||
| - | \\ | ||
| - | \\ | ||
| - | {{ : | ||
| - | |||
| - | ===== Features ===== | ||
| - | * MIOS32 uses same processor family and drivers(no deep change). | ||
| - | * Same internal hardware as Disco or wCore (speed, memory, peripherals, | ||
| - | * Board pinout and package compatible with a MIOS8 PIC 8-) | ||
| - | * USB connector onboard. | ||
| - | * 5V power input and led. | ||
| - | * 3.3V regulator and led on board. | ||
| - | * 74HCT541 on board for the 5V output ports. | ||
| - | * User and Reset buttons. | ||
| - | * 2 user leds. | ||
| - | * 8 extra pins for USB, buttons and leds. | ||
| - | * Your favorite Core is now a component, it can be place on top or bottom(if you don't need onboard USB). | ||
| - | |||
| - | All commons MIOS32 ports are available except: | ||
| - | * General purpose J10x ports were removed. | ||
| - | * LCD port was reduced to a serial one, no more pins J15.D0-D7 | ||
| - | * 2 UART only(2 MIDI In/2Out). | ||
| - | * 2 AIN channels only(e.g. pedal inputs) | ||
| - | \\ | ||
| - | \\ | ||
| - | |||
| - | ---- | ||
| - | |||
| - | ===== PCB ===== | ||
| - | <WRAP column 70%> | ||
| - | {{ : | ||
| - | \\ | ||
| - | {{ : | ||
| - | \\ | ||
| - | \\ | ||
| - | Top copper | ||
| - | {{ : | ||
| - | \\ | ||
| - | Internal 1 | ||
| - | {{ : | ||
| - | \\ | ||
| - | Internal 2 | ||
| - | {{ : | ||
| - | \\ | ||
| - | Bottom | ||
| - | {{ : | ||
| - | </ | ||
| - | <wrap round todo 7%> | ||
| - | |||
| - | |||
| - | ---- | ||
| - | |||
| - | ===== Pinout ===== | ||
| - | |||
| - | {{: | ||
| - | // | ||
| - | full chart: | ||
| - | {{: | ||
| - | <wrap round todo 7%> | ||
| - | // | ||
| - | // | ||
| - | {{: | ||
| - | <wrap round todo 7%> | ||
| - | // | ||
| - | ---- | ||
| - | |||
| - | ===== STM32F407VG vs 405RG ===== | ||
| - | === Legacy STM32F407 and 405 share the same characteristics. === | ||
| - | <WRAP group> | ||
| - | <WRAP column 60%> | ||
| - | {{: | ||
| - | </ | ||
| - | |||
| - | <WRAP column 35%> | ||
| - | The 405RG is a TQFP64, a 10x10mm package and only 64 pins.\\ | ||
| - | \\ | ||
| - | No Ethernet MAC and camera interface.\\ | ||
| - | \\ | ||
| - | </ | ||
| - | </ | ||
| - | [[https:// | ||
| - | \\ | ||
| - | \\ | ||
| - | === In MIOS32 === | ||
| - | We use the same peripheral drivers same family, some compilation defined conditions were added for the specific pinout and type, number of ports. | ||
| - | <wrap round todo 7%> | ||
| - | \\ | ||
| - | \\ | ||
| - | |||
| - | |||
dipcore32.1535577610.txt.gz · Last modified: 2018/08/29 21:20 by antichambre
